



ZJW
AF

IN THE UNITED STATES PATENT AND TRADEMARK OFFICE

Applicant:	Steve Nishimoto	§	Group Art Unit:	2189
		§		
Serial No.:	09/541,780	§		
		§	Examiner:	Christopher E. Lee
Filed:	April 3, 2000	§		
		§		
For:	Circuit and Technique to Stall	§	Atty. Dkt. No.:	ITL.0349US
	the Communication of Data	§		(P8539)
	Over a Double Pumped Bus	§		


Commissioner for Patents
P.O. Box 1450
Alexandria, VA 22313-1450

SUPPLEMENTAL REPLY BRIEF

Dear Sir:

The following Supplemental Reply Brief is submitted to the Supplemental Examiner's Answer.

The Examiner fails to establish a *prima facie* case of obviousness for independent claim 15 for at least the reason that the Examiner fails to show why one skilled in the art, *without knowledge of the claimed invention*, would have modified Applicant's Admitted Prior Art (herein called "AAPA") in view of Tjandrasuwita to derive the claimed invention. More specifically, the Examiner refers to the disclosure of Tjandrasuwita that discusses clock enable signals called EN1 and EN2. For example, the Examiner refers to Fig. 5 of Tjandrasuwita and the corresponding text. In Fig. 5, Tjandrasuwita discloses an AND gate 503 that receives a clock signal and the EN2 clock enable signal for purposes of enabling or disabling the hardware cursor

Date of Deposit:	January 24, 2005
I hereby certify under 37 CFR 1.8(a) that this correspondence is being deposited with the United States Postal Service as first class mail with sufficient postage on the date indicated above and is addressed to the Commissioner for Patents, P.O. Box 1450, Alexandria VA 22313-1450.	
	
Janice Minoz	

401. However, there is no teaching or suggestion in Tjandrasuwita to modify the AAPA to derive the claimed invention.

More specifically, to derive the claimed invention, one skilled in the art would have done more than just merely disable the clock signal to a particular stage for purposes of deriving the claimed invention. The Examiner recognizes this shortcoming in contending that Tjandrasuwita allegedly teaches disabling a particular clock phase. Although the clock enable signals of Tjandrasuwita would disable both the negative going and positive going clock phases of a particular clock signal, there is no teaching or suggestion in Tjandrasuwita regarding the selective disablement of a particular clock phase.

As depicted in Fig. 9 of the specification, in a particular embodiment of the invention, the clock signal for the entire double pumped stage is not merely disabled to prevent a data flow. Rather, as depicted in Fig. 9, various circuit connections are used to ensure the proper data flow is disabled.

Thus, the Examiner fails to show why one skilled in the art would have modified the AAPA in view of Tjandrasuwita to derive the claimed invention; and, for at least this reason, a *prima facie* of obviousness has not been set forth for independent claim 15.


Regarding claim 16, as previously pointed out in the Reply Brief, Sproch generally discloses blocking communication of particular data flowing through a pipeline architecture by following the data through the architecture and disabling each stage through which the data propagates. However, such a disclosure neither teaches nor even suggests disabling *alternate* double pumped stages. In other words, there is no teaching or suggestion in Sproch regarding disabling every other stage. Therefore, for at least the reason that the hypothetical combination

of the AAPA and Sproch fails to teach or suggest all claim limitations, a *prima facie* case of obviousness has not been established for this claim.

The Commissioner is authorized to charge any additional fees or credit any overpayment to Deposit Account No. 20-1504 (ITL.0349US).

Respectfully submitted,

Date: January 24, 2005



Fred G. Pruner, Jr., Reg. No. 40,779
TROP, PRUNER & HU, P.C.
8554 Katy Freeway, Suite 100
Houston, Texas 77024-1805
(713) 468-8880 [Phone]
(713) 468-8883 [Facsimile]



APPENDIX OF CLAIMS

The claims on appeal are:

1. An apparatus comprising:

a first circuit to receive indications of first data associated with a first data set and second data associated with a second data set; and

a second circuit coupled to the first circuit to cause the first circuit to:

in a first mode, communicate indications of the first data to an output terminal in synchronization with a first phase of a clock signal and communicate indications of the second data to the output terminal in synchronization with a second phase of the clock signal, and

in a second mode, communicate the indications of the first data to the output terminal in synchronization with the first phase and prevent communication of the second data during the second phase.

2. The apparatus of claim 1, wherein the first circuit comprises:

a first latch to store at least one bit at a time of the first data; and

a second latch to, at least in the first mode, store at least one bit at a time of the second data.

3. The apparatus of claim 2, wherein the first latch transfers said at least one bit of the first data in response to a predefined edge of the clock signal.

4. The apparatus of claim 2, wherein, in the first mode, the second latch transfers said at least one bit of the second data in response to a predefined edge of the clock signal.

5. The apparatus of claim 4, further comprising:
logic to selectively provide the clock signal to the second latch based on whether the apparatus is in the first or second mode.
6. The apparatus of claim 5, wherein the logic does not provide the clock signal to the second latch in the second mode.
7. The apparatus of claim 5, wherein the logic comprises:
an AND gate including a first input terminal to receive a mode select signal, a second input terminal to receive the clock signal and an output terminal coupled to a clock input terminal of the second latch.
8. The apparatus of claim 2, further comprising:
a multiplexer including an output terminal that is coupled to the output terminal of the apparatus, the multiplexer alternatively selecting the first and second latch in response to the first and second phases of the clock signal.
9. The apparatus of claim 1, wherein the apparatus comprises a double pumped bus circuit.

10. A computer system comprising:
- a system memory; and
 - a processor coupled to system memory, the processor including:
 - a wire;
 - a first circuit to receive indications of first data associated with a first data set and second data associated with a second data set; and
 - a second circuit coupled to the first circuit to cause the first circuit to:
 - in a first mode, communicate indications of the first data to the wire in synchronization with a first phase of a clock signal and communicate indications of the second data to the wire in synchronization with a second phase of the clock signal, and
 - in a second mode, communicate the indications of the first data to the wire in synchronization with the first phase and prevent communication of the second data during the second phase.
11. The computer system of claim 10, wherein the first circuit comprises:
- a first latch to store at least one bit at a time of the first data; and
 - a second latch to, at least in the first mode, store at least one bit at a time of the second data.
12. The computer system of claim 11, wherein the first latch transfers said at least one bit of the first data in response to a predefined edge of the clock signal.

13. The computer system of claim 11, wherein, in the first mode, the second latch transfers said at least one bit of the second data in response to a predefined edge of the clock signal.

14. The computer system of claim 13, further comprising:
logic to selectively provide the clock signal to the second latch based on whether the apparatus is in the first or second mode.

15. A system comprising:
double pumped bus circuits serially coupled together to form a chain to communicate data from at least two different sets of data, at least one of the bus circuits being capable of being disabled to prevent bits from at least one of the sets of data from being communicated through said at least one of the bus circuits.

16. The system of claim 15, wherein alternate double pumped circuits are disabled to prevent the bits from at least one of the sets of data from being communicated through said at least one of the bus circuits.

17. The system of claim 15, wherein each double pumped circuit latches bits from one of the sets of data in response to first edges of a clock signal and furnishes indications of the bits in response to second edges of the clock signal, the first edges being different from the second edges.

18. The system of claim 17, wherein the first edges comprises positive edges of the clock signal.

19. The system of claim 17, wherein the first edges comprises negative edges of the clock signal.

20. A method comprising:
receiving first indications of first data associated with a first data set;
receiving second indications of second data associated with a second data set;
in a first mode, communicating the first indications to a double pumped bus in synchronization with a first phase of a clock signal and communicating the second indications to the double pumped bus in synchronization with a second phase of the clock signal; and
in a second mode, communicating the first indications to the double pumped bus in synchronization with the first phase and preventing communication of the second indications to the double pumped bus during the second phase.

21. The method of claim 20, wherein the receiving the first indications comprises:
latching the first indications one bit at a time.

22. The method of claim 20, wherein the receiving the second indications comprises:
latching the second indications one bit at a time in response to the first mode.

23. The method of claim 20, wherein the communicating during the first mode comprises:

communicating bits of the first data in response to first predefined edges of the clock signal; and

communicating a bits of the second data in response to other predefined edges of the clock signal, said other predefined edges being different from the first predefined clock edges.